High Performance Sub-40 nm Bulk CMOS with Dopant Confinement Layer (DCL) technique as a Strain Booster | IEEE Conference Publication | IEEE Xplore