Cart (Loading....) | Create Account
Close category search window
 

Flexible, simplified CMOS on Si(110) with metal gate / high k for HP and LSTP

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

13 Author(s)

We examine and demonstrate the benefit of high k and metal gate on Si(110) orientation-only CMOS devices and demonstrate not only good PMOS but competitive NMOS device performance. It is shown that high k / metal gates on NMOS Si(110) surface have higher than expected performance due to velocity saturation of minority carriers. Improvement in source/drain extension results in nearly symmetric CMOS output characteristics with no stress enhancement. Examining potential circuit impact reveals that the Si(110) surface provides a significant improvement in performance for UP and LSTP without large process complexity associated with mixed orientation CMOS approaches.

Published in:

Electron Devices Meeting, 2007. IEDM 2007. IEEE International

Date of Conference:

10-12 Dec. 2007

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.