By Topic

Heterogeneous design methodology with configurable regular topology set for scalable Network-on-Chip designs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Wentao Chen ; Tsinghua Univ., Beijing ; Depeng Jin ; Lieguang Zeng

The NoC (network-on-chip) paradigm is commonly considered as an aggressive long-term approach for on-chip communication. Interconnection networks of regular topologies can be designed as IP cores to reduce the well known design-productivity gap. Therefore, regular topologies are more preferred than irregular topologies. To solve the scalability problem of the NoC designs with homogeneous regular topologies, we propose a new NoC design methodology that uses heterogeneous regular topologies. We illustrate the proposed heterogeneous design methodology with a simple configurable regular interconnect topology set, which consists of three subtopologies with different network performances and silicon overheads. Evaluation of the three subtopologies reveals that subtopologies with more connections result in better network performance and more wire complexity. The contribution of the proposed heterogeneous design methodology is that it provides a flexible way to scale the interconnection networks of regular topologies according to the traffic requirements.

Published in:

ASIC, 2007. ASICON '07. 7th International Conference on

Date of Conference:

22-25 Oct. 2007