By Topic

An efficient preconditioning scheme for fast hierarchical method in 3-D capacitance extraction of IC interconnect

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Wen Ding ; Wuhan Univ., Wuhan ; Gaofeng Wang

With technology shrinking, the interconnect effect has been a key challenge to improve the IC performance. The swift and accurate 3-D capacitance extraction plays a significant role in the VLSI design and verification. For exactly extracting the 3-D capacitance, numerical solution of the integral equations is entailed. Fast hierarchical method (FHM) has been proven to be an efficient acceleration algorithm for three-dimensional (3-D) capacitance extraction. In the FHM, however, the conventional preconditioning techniques for an explicit matrix are not applicable since no coefficient matrix is actually constructed. In this work, a preconditioning technique for the FHM is proposed by carefully examining inherent properties of the hierarchical data structure in the FHM. This preconditioning technique significantly enhances convergence of the iterative solution yet preserves the implicit nature of the matrix operations in the FHM.

Published in:

ASIC, 2007. ASICON '07. 7th International Conference on

Date of Conference:

22-25 Oct. 2007