By Topic

Verification techniques imposed upon design of a standard cell based dsp dedicated to cochlear implant

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Yixin Zhao ; Institution of Microelectronics, Tsinghua University, Beijing 100084, China ; Jun Chao ; Songpin Mai ; Chun Zhang

Digital circuit design is being challenged by ever-increasing design complexity and continuously shrinking transistor size. For high yield, we have to devote more to the design process, and the verifications carried during the design are becoming increasingly important. This paper takes a standard cell based DSP (digital signal processor) design as a case study to show the verification techniques adopted during the design process. This DSP is dedicated to a cochlear implant system. These methodologies form the architecture of multilevel verification. This multilevel verification architecture is not only well suited in our design, but can also be taken as a guideline to general ASIC (application specified integrated circuit) design process.

Published in:

2007 7th International Conference on ASIC

Date of Conference:

22-25 Oct. 2007