By Topic

ASIC design of low-power reconfigurable FFT processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Guihua Liu ; Southwest Jiaotong Univ., Chengdu ; Quanyuan Feng

An improved ASIC design of a low-power reconfigurable FFT processor for handling high speed digital signal is proposed. Radix 2-4-4-8-8 pipeline structure is chosen to achieve low complexity of hardware and high reconfigurable flexibility. The improved data access makes pipeline architecture be reconfigured as 64,128,256,512,1024 or 2048 points computation. By optimizing the pipeline of complex multiplication and power consumption, the method based on CORDIC algorithm are adopted to achieve a low-power FFT processor and results in a substantial savings in hardware resources and the amount of delay elements. The ASIC design is synthesized, placed and routed using Synopsys with SMIC CMOS 0.18 mum library. Compared to other designs, this design succeeds in arriving at the goal of high speed, low power and reconfigurablility.

Published in:

ASIC, 2007. ASICON '07. 7th International Conference on

Date of Conference:

22-25 Oct. 2007