By Topic

Electrostatic Discharge (ESD) and latchup in advanced semiconductors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Voldman, S.H. ; IBM, USA

This paper focuses on semiconductor device layout and design, design integration, digital receiver design, off-chip drivers, and ESD power clamps. The paper discussed ESD test models (HBM, MM, and CDM), ESD testing techniques, failure mechanisms, and electro-thermal models (eg. Wunsch-Bell). In addition, the section discussed ESD in diodes, and MOSFETs. This was followed on how to construct ESD circuits such as input node networks and ESD power clamps. In addition, ESD issues with receivers, off-chip drivers, and other circuitry. The paper discussed semiconductor mixed signal integration and design synthesis. In addition, the paper included RF devices, RF ESD design fundamentals, RF ESD failure mechanisms, and RF ESD circuits. RF ESD failure criteria, RF ESD testing issues, and mechanisms in both passive and active elements were discussed. The paper also discussed latchup in CMOS and BiCMOS technologies. The paper included CMOS latchup physics, latchup test structures and design, semiconductor process issues, failure analysis and design integration issues in CMOS, BiCMOS, mixed signal and smart power applications.

Published in:

ASIC, 2007. ASICON '07. 7th International Conference on

Date of Conference:

22-25 Oct. 2007