By Topic

Dynamic Voltage Scaling in hard real-time systems considering precedence and exclusion relations

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Tavares, E. ; Univ. Fed. de Pernambuco, Recife ; Maciel, P. ; Silva, B. ; Oliveira, M.
more authors

DVS (dynamic voltage scaling) has been adopted as an effective technique for reducing energy consumption in mobile embedded systems. Since reducing CPU supply voltage affects maximum CPU frequency, several concerns (e.g. deadline missing) may arise when adopting DVS in systems that contain hard real-time constraints. Although several scheduling approaches have been developed to address voltage scaling in time-critical systems, inter-task relations, such as precedence and exclusion relations, have been neglected. This work presents a method for hard real-time systems scheduling with DVS considering precedence and exclusion relations. The proposed work adopts a formal model based on time Petri nets in order to find a feasible schedule using a pre-runtime approach that satisfies timing and energy constraints.

Published in:

Systems, Man and Cybernetics, 2007. ISIC. IEEE International Conference on

Date of Conference:

7-10 Oct. 2007