By Topic

P2B-8 Design of a Digital High Frequency Linear Array Ultrasound Imaging System with High Frame Rate

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
C. -H. Hu ; Univ. of Southern California, Los Angeles ; K. K. Shung ; A. Chang

In order to improve the lateral resolution and extend the image view of the previously developed 16-channel digital beamformer for a 30 MHz ultrasound linear array, the design of an ultrasound imaging system with a higher frame rate and increased channel count is reported in this paper. The system is composed of 256 channels of analog front-end pulser/receiver, 64 channels of Time-Gain Compensation (TGC), 64 channels of high-speed digitizer as well as a beamformer. A PC is used as user interface to display the real time images. This system is designed to handle a 256 elements linear array or a 64 elements phased array transducer. The system provides 64 channels of excitation pulsers while receiving simultaneously at a 20-500 MHz sampling rate with 12-bit resolution. The digitized data of all channels are first fed through FPGAs, and then stored in memories. Those raw data are accessed by the beamforming processor to re-build the image or download to the PC for further processing. The beamformer that applies delays to the echoes of each channel is implemented with the strategy that combines coarse and fine delays. The coarse delays are integer multiple the sampling clock rate. They are achieved by controlling write enable pin of First-In-First-Out memory to obtain valid beamforming data. The fine delays are accomplished with precision clock control that is able to adjust the sampling clock delay down to 160 ps. A Pulsed-wave Doppler Processor is also implemented to detect the Doppler shift and calculate the Doppler spectrum to form a duplex scanner. Such a structure allows a maximum frame rate of 100 frames per second to be achieved.

Published in:

Ultrasonics Symposium, 2007. IEEE

Date of Conference:

28-31 Oct. 2007