Skip to Main Content
A low-power small-area single-channel 4GS/s 4-bit flash ADC in 0.18 μm CMOS is presented. The entire ADC is implemented using CML blocks. To enhance the speed, both analog (comparators) and digital (encoder) parts of the ADC are fully pipelined. Furthermore, a reformulation for the encoder logic functions is introduced to reduce the wiring delay in the layout. The ADC achieves a figure of merit of 2.14 pJ/conversion-step. The ADC area including the resistor ladder is 0.06 mm2 and the power consumption is 43 mW when supplied with 1.8 V.
Date of Conference: 16-19 Sept. 2007