By Topic

Novel symmetric high Q inductors fabricated using wafer-level CSP technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Yutaka Aoki ; R & D Division, CASIO Computer Co.,Ltd., 3-2, Fujihashi 3-chome Ome-shi Tokyo Japan ; Shoichi Shimizu ; Kazuhiko Honjo

Wafer level chip-size package (WLP) technology enables fabrications of low-loss high-Q inductors, which suffer from unfavorable two-port asymmetric characteristics. To overcome this problem, a novel clip-type inductor has been proposed, where the electrode crossover points in multi-turn inductor structures is modified from a conventional mirror symmetric point to a novel electrical symmetric point. The novel clip inductors were designed and fabricated using WPL technology. By means of a developed 4-nH novel clip inductor, the Q-factor value difference between the two ports can be significantly reduced to 1.4% from 14.8% at 1.4 GHz. Q-factors of developed inductors have also been evaluated under both a conventional short-circuited load condition and an impedance matched condition.

Published in:

Microwave Conference, 2007. European

Date of Conference:

9-12 Oct. 2007