By Topic

A Safety Analysis Framework for COTS Microprocessors in Safety-Critical Applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Lee, J.D. ; Texas A&M Univ., College Station ; Bhojwani, P.S. ; Mahapatra, R.N.

The use of commercial off-the-shelf (COTS) microprocessors in safety-critical applications poses many challenges for system safety engineers. Due to liability and intellectual property concerns, important details, such as the register transfer level (RTL) implementation of the microprocessor, are often unavailable to those qualifying systems for use in safety-critical applications. Therefore, engineers must rely on high level specifications and other documents in order to prove the safety of using these microprocessors. In this abstract, we describe a microprocessor safety analysis framework that may assist engineers facing this situation. This framework focuses on demonstrating the logical correctness of microprocessors by verifying their features. The five steps of this framework are feature identification, feature risks analysis, feature modeling, feature verification, and safety analysis.

Published in:

High Assurance Systems Engineering Symposium, 2007. HASE '07. 10th IEEE

Date of Conference:

14-16 Nov. 2007