By Topic

A Full-Adder-Based Methodology for the Design of Scaling Operation in Residue Number System

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Dasygenis, M. ; Democritus Univ. of Thrace, Xanthi ; Mitroglou, K. ; Soudris, D. ; Thanailakis, A.

Over the last three decades, there has been considerable interest in the implementation of digital computer elements using hardware based on the residue number system, (RNS) due to the carry free addition and other beneficial characteristics of this system. Scaling operation is one of the essential operations in this number system, and is required for almost every digital signal processing application. Up to now, researchers have suggested costly and low throughput read-only memoy-based approaches to address this need. We also address this need by presenting a novel graph-based methodology for designing high-throughput and low-cost VLSI RNS scaling architectures, based completely on full adders (FAs). Our formalized methodology consists of a number of steps, which specify the minimum number of FAs for performing the scaling operation as well as the interconnections among the FAs. We present our formalized methodology together with a running example to aid in comprehension. Negative residue numbers are covered as well, requiring no additional effort. Finally, we have developed a design support tool that can provide structural VHDL descriptions of our RNS scalers, which can be synthesized in VLSI tools.

Published in:

Circuits and Systems I: Regular Papers, IEEE Transactions on  (Volume:55 ,  Issue: 2 )