By Topic

Ultra-Low Power Radiation Hardened by Design Memory Circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)

A 3218 bit ultra-low power radiation-hardened by design (RHBD) register file is fabricated on a 130-nm bulk CMOS technology. Register file readout circuitry allows functionality down to . Dual interlocked cell (DICE) storage provides SEU immunity above in accelerated heavy ion testing. This memory is compared to a larger one using identical ultra low voltage circuit design techniques, but un-hardened, i.e., with conventional latch storage and using only two-edge transistor layout and no guard rings. The un-hardened ultra low voltage memory exhibits 100 lower leakage post-irradiation to 500 krad(Si), when irradiated and measured at , than when irradiated and measured with . Hence, for ultra-low power, ultra-low circuits, TID hardening techniques may be unnecessary. Read energy dissipated by the RHBD memory is 10.3 fJ per bit per operation when operated at 320 mV. The maximum operating frequency is 5 MHz at the same supply voltage.

Published in:

Nuclear Science, IEEE Transactions on  (Volume:54 ,  Issue: 6 )