Referenced Items are not available for this document.
Neutron and alpha SER test results are presented for two SRAMs processed in a commercial 65 nm CMOS technology. Devices with the commonly used triple well option have higher rates of multiple cell upsets (MCU) and therefore higher SER. The same behavior is reported for older technologies from 180 nm to 65 nm. Full 3-D device simulations on 65 nm SRAM cells quantify the amplification of the charge collection with the usage of triple well and frequency of well contacts.
Published in:
Nuclear Science, IEEE Transactions on
(Volume:54
,
Issue:
6
)
Date of Publication: Dec. 2007
- Page(s):
- 2468 - 2473
- ISSN :
- 0018-9499
- INSPEC Accession Number:
- 9743220
- Digital Object Identifier :
- 10.1109/TNS.2007.908147
- Product Type:
- Journals & Magazines
- Date of Current Version :
- 12 December 2007
- Issue Date :
- Dec. 2007
- Sponsored by :
- IEEE Nuclear and Plasma Sciences Society
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
