By Topic

Design Techniques to Reduce SET Pulse Widths in Deep-Submicron Combinational Logic

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Amusan, O.A. ; Dept. of Electr. Eng. & Comput. Sci., Vanderbilt Univ., Nashville, TN ; Massengill, L.W. ; Bhuva, B.L. ; DasGupta, Sandeepan
more authors

Analysis of 90 nm CMOS SET response quantifies the interaction between charge collection and charge redistribution in a matched-current-drive inverter chain. It is shown that the SET pulse width difference between an n-hit and p-hit is due to parasitic bipolar amplification on the PMOS device. This difference is exploited to optimize transistor sizing and n-well contact layout for SET RHBD in combinational logic.

Published in:

Nuclear Science, IEEE Transactions on  (Volume:54 ,  Issue: 6 )