By Topic

A H.264 video decoder with scheme of efficient bandwidth optimization for motion compensation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Yu Lei ; Peking Univ., Shenzhen ; Hui Li ; Kai Huang ; YongChun Leng
more authors

In this paper, we present a H.264 video decoder design for baseline profile application, with a special emphasis on the motion compensation (MC) bandwidth optimization scheme. The proposed design can achieve real-time H.264 video decoding for D1@30fps at 55 MHz, which is, to a great extent, attributed to the MC bandwidth optimization scheme. Fabricated by SMIC one-poly six-metal 0.13mum CMOS technology, the design occupies 2 x 2 mm silicon area with hardware complexity of 280K gates and 95K bits of local memory, which is better than current implementations published in Kun, et al. (2006).

Published in:

Communications and Information Technologies, 2007. ISCIT '07. International Symposium on

Date of Conference:

17-19 Oct. 2007