Referenced Items are not available for this document.
Limits on energy consumption in digital optical integrated circuits (ICs) using conventional and plasmon waveguide interconnects are presented. The maximum allowable on-chip power density imposes a lower limit on the spacing between devices and together with clock skew imposes an upper limit on the clock frequency. Optical ICs with low-loss plasmon waveguide interconnects may become viable if plasmon waveguide losses in the range 0.1-0.01 dB/m can be achieved.
Published in:
Photonics Technology Letters, IEEE
(Volume:19
,
Issue:
24
)
Date of Publication: Dec.15, 2007
- Page(s):
- 2036 - 2038
- ISSN :
- 1041-1135
- INSPEC Accession Number:
- 9747884
- Digital Object Identifier :
- 10.1109/LPT.2007.909629
- Product Type:
- Journals & Magazines
- Date of Current Version :
- 27 November 2007
- Issue Date :
- Dec.15, 2007
- Sponsored by :
- IEEE Photonics Society
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
