By Topic

III-V semiconductor nanoelectronics for post si era

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Hideki Hasegawa ; Research Center for Integrated Quantum Electronics (RCIQE) and Graduate School of Information Science and Technology, Hokkaido University, Sappro, 060-8628 Japan

Scaling limit of Si CMOS technology and advent of "Ubiquitous Network Era" seem to open up new horizon for III-V nanoelectronics with much wider application areas than today. Here, its future challenges and key issues are discussed.

Published in:

Nanotechnology Materials and Devices Conference, 2006. NMDC 2006. IEEE  (Volume:1 )

Date of Conference:

22-25 Oct. 2006