By Topic

Chip Power Model - A New Methodology for System Power Integrity Analysis and Design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Emre Kulali ; Apache Design Solutions, 1098 Alta Avenue, Mountain View, CA 94043. Tel: (650) 641 4219 Fax: (650) 641-5019, ; Evgeny Wasserman ; Ji Zheng

A compact SPICE equivalent circuit model of full-chip power network is proposed in this paper to address the system power integrity co-design and optimization. The theory and procedures for the generation of the compact chip power model is described. The accuracy validation of the chip power model is also presented.

Published in:

2007 IEEE Electrical Performance of Electronic Packaging

Date of Conference:

29-31 Oct. 2007