By Topic

Design and Implementation of an FPGA-Based CCFL Driving System With Digital Dimming Capability

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Yi-Hwa Liu ; Nat. Taiwan Univ. of Sci. & Technol., Taipei

The proliferation of liquid-crystal display (LCD) monitors and notebook computers places an ever-increasing demand on display technology. The LCD with cold cathode fluorescent lamp (CCFL) best satisfies display performance, size, and efficiency. To operate the CCFL, a driving circuit is needed to light the lamp with a relatively high voltage and then stabilize the arc current. For minimizing the component count and size, a high-frequency zero-voltage switching (ZVS) resonant converter is preferred. In this paper, a field-programmable-gate-array-based ZVS resonant converter for driving CCFL with digital dimming capability is presented. The proposed digital controller utilizes the pulse density modulation technique to adjust the output power. A 3-W prototyping system is built and tested; experimental results show that the proposed system can reduce the voltage spike by more than 15%, compared to the low-frequency dimming methods. The overall system power efficiency is approximately 85%. The advantages of the proposed system include high efficiency, low output voltage and current spike, wide dimming range, flexibility, and compactness.

Published in:

Industrial Electronics, IEEE Transactions on  (Volume:54 ,  Issue: 6 )