Cart (Loading....) | Create Account
Close category search window
 

Effect of Thermal Annealing on the Electrically Active Profiles and Surface Roughness in Multiple Al Implanted 4H-SiC

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Giannazzo, F. ; CNR-IMM Sezione Catania, Catania ; Roccaforte, F. ; Raineri, V. ; Salinas, D.

The evolution of the electrically active acceptor profiles and of the surface morphology in 4H-SiC implanted with multiple energy (from 550 to 40 keV) Al ions was investigated by the combined use of scanning capacitance microscopy (SCM) and atomic force microscopy (AFM), depending on the post-implantation annealing conditions at temperatures from 1400 degC to 1650 degC in Ar or Ar+SiH4 ambient. Medium Al concentrations (1017-1018 cm macr3) were used to obtain uniformly doped p-well regions for n-channel MOSFETs applications, and the annealing conditions (temperature, furnace ramp rate, annealing ambient) were optimised to achieve a surface roughness compatible with the device channel region. For the lowest annealing temperature, a peculiar shape of the acceptor profile was observed, with a lack of electrically active Al in the surface region and with two peaks corresponding to the projected ranges of the highest energy Al implants. The desired box like acceptor profile was achieved after the highest temperature annealing. The comparison between the morphological images show that the surface quality is preserved even after the highest temperature annealing process, thus confirming that the 1650 degC annealing is the best process for the formation of a medium concentration p-well for power MOSFETs applications.

Published in:

Advanced Thermal Processing of Semiconductors, 2007. RTP 2007. 15th International Conference on

Date of Conference:

2-5 Oct. 2007

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.