Cart (Loading....) | Create Account
Close category search window
 

Analysis of Options in Double-Gate MOS Technology: A Circuit Perspective

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Cakici, R.T. ; Texas Instrum., Dallas ; Roy, K.

Double-gate MOS (DGMOS) technologies are emerging as possible substitutes for single-gate planar bulk devices in the near future. This paper defines and presents different DGMOS device-and circuit-design possibilities. It studies Schmitt triggers to eloquently analyze the interplay between noise immunity, circuit speed, and power dissipation as a function of device-level parameters. The asymmetric DGMOS devices and independent-gate technology can provide high noise immunity and dynamic power reduction at increased gate-delay, leakage-power, and process-sensitivity penalties. Furthermore, connected-gate DGMOS circuits work best with symmetric devices.

Published in:

Electron Devices, IEEE Transactions on  (Volume:54 ,  Issue: 12 )

Date of Publication:

Dec. 2007

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.