Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

FPGA Implementation of a Low Complexity Efficient Traceback Viterbi Decoder for Wireless Applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Mahtab, Z. ; NED Univ. of Engg. & Tech., Karachi

Convolutional coding is a coding scheme often employed in deep space communications and more recently in digital wireless communications. Viterbi decoders are used to decode convolutional codes. Viterbi decoders employed in digital wireless communications are complex and dissipate large power. With the proliferation of battery powered devices such as cellular phones and laptop computers, power dissipation, along with speed and area, is a major concern in VLSI design. In this project, a novel architecture, low-complexity design of Viterbi decoders for wireless applications is proposed. The focus of my design is the modified trace back approach for final decoding. A 4 state Viterbi decoder following the proposed architecture is implemented and the synthesis results are presented. Testing is done by simulating the synthesized model on MODEL SIM.

Published in:

Engineering Sciences and Technology, 2005. SCONEST 2005. Student Conference on

Date of Conference:

27-27 Aug. 2005