By Topic

Improvement of the orthogonal code convolution capabilities using FPGA implementation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Naima Kaabouch ; Department of Electrical Engineering, University of North Dakota, Grand Forks, USA ; Aparna Dhirde ; Saleh Faruque

When data is stored, compressed, or communicated through a media such as cable or air, sources of noise and other parameters such as EMI, crosstalk, and distance can considerably affect the reliability of these data. Error detection and correction techniques are therefore required. Orthogonal Code is one of the codes that can detect errors and correct corrupted data. An n-bit orthogonal code has n/2 is and n/2 0s. In a previous work these properties have been exploited to detect and correct errors. In this paper we present a new methodology to enhance error detection capabilities of the orthogonal code. The technique was implemented experimentally using field programmable gate arrays (FPGA). The results show that the proposed technique improves the detection capabilities of the orthogonal code by approximately 50%, resulting in 99.9% error detection, and corrects as predicted up to (n/4-1) bits of error in the received impaired code with bandwidth efficiency.

Published in:

2007 IEEE International Conference on Electro/Information Technology

Date of Conference:

17-20 May 2007