By Topic

A generalized model for total electrical characterization of bulk traps and interface properties in semiconductor-insulator-semiconductor structure: static, dynamic, and transient approaches

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
H. S. Chen ; Dept. of Electr. Eng., Florida Univ., Gainesville, FL, USA ; S. S. Li

Summary form only given. The authors present a novel theoretical and experimental approach using independent static, dynamic, and transient measurements to analyze the double interfaces and volume trapping properties of SOI (silicon-on-insulator) materials. In particular, they develop a generalized model appropriate for the study of interfaces, bulk traps, and buried oxide properties using the inherent semiconductor-insulator-semiconductor (SIS) capacitor structure of the unprocessed SOI substrate. The model is based on the extension of conventional MOS capacitor theory to the two Si-SiO2 interfaces of the SIS capacitor. The validity of the model is demonstrated by independent static, dynamic, and transient measurements on the SIMOX (separation by implantation of oxygen) based SIS capacitors. The results of this study reveal that the substrate-oxide interface has fewer electrically active defects than the film-oxide interface.

Published in:

IEEE Transactions on Electron Devices  (Volume:36 ,  Issue: 11 )