By Topic

Improving Reliability of SRAM-Based FPGAs by Inserting Redundant Routing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)

This work proposes a new fault-tolerant method able to deal with open and shortcut circuit faults in SRAM-based FPGA routing connections. The bitflips provoked by upsets in the routing control memory cells are the major concern in SRAM-based FPGAs, since these memory cells represent the majority of the bits in the configuration bitstream. Even in an application hardened by triple modular redundancy (TMR), upsets in the routing bits still represent a major problem, due to the possibilities of short and open circuits that can happen in more than one redundant block of the TMR The idea presented in this paper is to create local redundancy in the routing, so that whenever the critical connection fails, the redundant one ensures a working connection by propagating the correct value. The proposed method is based on duplication of the internal critical connections. A detailed classification and test of each case solution is explained in this paper. Preliminary results show the efficiency of this method to reduce error due routing upsets.

Published in:

Radiation and Its Effects on Components and Systems, 2005. RADECS 2005. 8th European Conference on

Date of Conference:

19-23 Sept. 2005