System Maintenance:
There may be intermittent impact on performance while updates are in progress. We apologize for the inconvenience.
By Topic

Cort-X II: The Low-Power Element Design for a Dynamic Neural Network

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Jie Yuan ; Hong Kong Univ. of Sci. & Technol., Hong Kong ; Ning Song ; Farhat, N. ; Van der Spiegel, J.

The parametrically coupled logistic map network (PCLMN) can serve as the front-end dynamic neural network (DNNs) for clustering and generation of spatio-temporal patterns. In this brief, the element of the PCLMN is designed in a 0.25-mum 2.5-V CMOS process for low power consumption. The analog design employs self-calibration techniques to improve the accuracy of the low-power element. After calibration, the fabricated element is able to generate a 1-D map and the nonlinear interconnection in 4-bit resolution for driving signals up to 1 MHz, with a power consumption of 12 mW.

Published in:

Circuits and Systems II: Express Briefs, IEEE Transactions on  (Volume:54 ,  Issue: 12 )