By Topic

Variability-Aware Bulk-MOS Device Design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Jaffari, J. ; Dept. of Electr. & Comput. Eng., Waterloo Univ., Waterloo, ON ; Anis, M.

As CMOS technology is scaled down toward the nanoscale regime, drastically growing leakage currents and variations in device characteristics are becoming two important design challenges. Traditionally, the device-design methodology is based on finding the device parameters which minimize the leakage current while providing a minimum saturation current for the transistor. This methodology may change when variations are accounted for design. In this paper, a novel device optimization methodology is presented that incorporates variability awareness into the device-design flow such that the designed device satisfies desired bounds on total leakage, saturation current, and intrinsic delay under parameter variabilities. The technique locates the maximum-yield rectangular cube in the 5-D feasible space composed of oxide-thickness, gate-length, and channel-doping profile parameters. The center of this cube is considered as the maximum-yield design point with the highest immunity against variations. By using the methodology, four high-performance (HP) and low-power devices in 90-nm technology and one HP device in 65 nm have been designed. Monte Carlo simulations have been done to investigate the devices' performance and power metric variations and to verify their yield maximality.

Published in:

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  (Volume:27 ,  Issue: 2 )