By Topic

An Efficient Power-Factor Correction Scheme for Plasma Display Panels

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Woo-Young Choi ; Pohang Univ. of Sci. & Technol., Pohang ; Bong-Hwan Kwon

This paper presents an efficient power-factor correction (PFC) scheme for plasma display panels (PDPs) to reduce harmonic currents and power consumption. A high-efficiency interleaved boost converter is proposed, which can reduce the conduction losses and diode reverse-recovery problems in the continuous-conduction-mode operation. A zero-current switching (ZCS) condition is obtained to solve the reverse-recovery problems of the output diodes. In addition, a control strategy is suggested for the use of the proposed converter in a practical design. A high power factor can be achieved without sensing the input voltage. The analysis of the proposed converter and its design considerations are presented in detail. The experimental results based on a 600-W prototype are discussed to evaluate the proposed converter for a PFC circuit in a 50-in PDP power supply unit.

Published in:

Display Technology, Journal of  (Volume:4 ,  Issue: 1 )