By Topic

On the Line Card Collection Model for Bandwidth Utilization and Latency Measurement in High-speed IP Networks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Zhang Yi ; Chongqing Univ. of Posts & Telecommun., Chongqing ; Tang Hong ; Yin jianru

It's one of the most significant issues to acquire path latency and bandwidth utilization ratio of every link in high-speed IP networks for it takes dramatic influence on the performance of resource management, congestion control and multi-route control. In this paper, a novel mixed cover model with line card gathering agent is proposed and implemented for the simultaneous measurement of path latency and bandwidth utilization. Furthermore, the design and simulation of this model has been realized based on FPGA and the test results indicate that this kind of line card can realize the function of link- speed statistics and link-speed management for probe packet. Consequently, the measurement requirements of Gigabit Ethernet can be met appropriately.

Published in:

Network and Parallel Computing Workshops, 2007. NPC Workshops. IFIP International Conference on

Date of Conference:

18-21 Sept. 2007