By Topic

Verification of AMBA Bus Model Using SystemVerilog

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Han Ke ; School of Electronic Engineering, Beijing University of Posts and Telecommunications, Beijing 100876, China ; Deng Zhongliang ; Shu Qiong

A verification environment to verify an ARM-based SoC (system-on-chip) by using system Verilog is presented in this paper. The new verification constructs can be easily reused for the objected-oriented feature of SystemVerilog. The paper also introduced how to design the AMBA (advanced microprocessors bus architecture) verification IP (intellectual property) by SystemVerilog, which include AHB (advanced high performance bus) master and AHB monitor. The verification IP can be reused to verify any AMBA protocol based SoC. To reduce the time spending in the verification, a reference model designing method is also discussed in the paper.

Published in:

Electronic Measurement and Instruments, 2007. ICEMI '07. 8th International Conference on

Date of Conference:

Aug. 16 2007-July 18 2007