Cart (Loading....) | Create Account
Close category search window
 

0.0234mm2/1mW DCO Based Clock/Data Recovery for Gbit/s Applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Kuan-Hua Chao ; MediaTek Inc., Hsin-Chu ; Wang, Ping-Ying ; Tse-Hsiang Hsu

A digital controlled oscillator (DCO) based clock and data recovery (CDR) circuit with mixed mode loop filter is designed and fabricated. It is composed of a digital loop filter, a DCO and an analog feed-forward charge-pump to take both advantages of digital and analog design which are 1) small area and low power 2) low latency 3) insensitive to gate oxide leakage in deep submicron process 4) good PSRR (0.447%/V). The circuit is fabricated in a 90 nm CMOS process. The core area is 0.0234 mm2, and the power consumption is less than 1mW when operating at 1.5 Gbps.

Published in:

VLSI Circuits, 2007 IEEE Symposium on

Date of Conference:

14-16 June 2007

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.