By Topic

Fault Diagnosis in Integrated Circuits with BIST

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Ubar, R. ; Dept. of Comput. Eng., Tallinn Univ. of Technol., Tallinn, Estonia ; Kostin, S. ; Raik, J. ; Evartson, T.
more authors

This paper presents an optimized fault diagnosing procedure applicable in built-in self-test environments. Instead of the known approach based on a simple bisection of patterns in pseudorandom test sequences, we propose a novel bisection procedure where the diagnostic weight of test patterns is taken into account. Another novelty is the sequential nature of the procedure which allows pruning the search space. Opposite to the classical approach which targets all failing patterns, in the proposed method not all failing patterns are needed to be fixed for diagnosis. This allows to tradeoff the speed of diagnosis with diagnostic resolution. The proposed method is compared with three known fault diagnosis methods: classical binary search, doubling and jumping. Experimental results demonstrate the advantages of the proposed method compared to the previous ones.

Published in:

Digital System Design Architectures, Methods and Tools, 2007. DSD 2007. 10th Euromicro Conference on

Date of Conference:

29-31 Aug. 2007