By Topic

A Run-Time Scheduling Framework for a Reconfigurable Hardware Emulator

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Beckert, R. ; Design Autom. Div., Fraunhofer IIS, Dresden, Germany ; Fuchs, T. ; Ruelke, S. ; Hardt, W.

Dynamic run-time scheduling of design modules in partial reconfigurable (pRTR) platforms have recently become an active area. The pRTR integration in System-on-Chips depends on the efficiency of the technique for scheduling the modules. In this paper, an event based dynamic scheduling technique for hardware emulation is proposed. In consideration of given functional modules (e.g. controller, signal processing parts, memory) of a Design-under-Test (DuT), the emulator is directly scheduled by the run-time behavior of the modules. The events for controlling and reconfiguring the emulator depend on the communication activity of the functional modules itself. A HW/SW based generic emulator environment implemented on a state-of-the-art FPGA platform controls the reconfiguration sequence. The benefits are a decreasing number of run-time reconfigurations and an improved utilization of the FPGA resources of the emulator.

Published in:

Digital System Design Architectures, Methods and Tools, 2007. DSD 2007. 10th Euromicro Conference on

Date of Conference:

29-31 Aug. 2007