Notification:
We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

ADC FASTBUS 12 Bits-96 Channels (ID : F6829)

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Bellemain, A. ; Laboratoire de l''Accélérateur Linéaire (IN2P3) Université de Paris-Sud, 91405-Orsay-France ; Auge, E. ; Heusse, P.

The 96 input channels are multiplexed to six (12 bits) converters in such a way that adjacent channels are driven to different chips. The maximum conversion time is 65 ¿s. Common analog threshold for zero suppression is available with possible choice of neighbours to be converted. The threshold action can be disabled by external input command (or CSR # 0 status). S.R. and broadcasts are implemented.

Published in:

Nuclear Science, IEEE Transactions on  (Volume:32 ,  Issue: 4 )