By Topic

CMOS Shift Register Circuits for Radiation-Tolerant VLSI's

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)

A radiation-tolerant VLSI circuits investigation has been carried out using CMOS/SOS shift registers. Static and dynamic circuit performance degradation is discussed, based on MOS FET parameter shifts due to radiation effects, utilizing ¿-ray irradiation and SPICE simulation. Functionality, after radiation doses in excess of 105; rad (Si), is shown for circuits fabricated by radiation-hardened process. Radiation-tolerance superiority of clocked gate CMOS (C2MOS) shift register circuits to transfer gate shift register circuits is discussed, placing emphasis mainly on radiation-bias effects. Based on the above results, the C2MOS is proposed for use in radiation-tolerant SOS VLSI circuits.

Published in:

Nuclear Science, IEEE Transactions on  (Volume:31 ,  Issue: 5 )