By Topic

Low Power Error Correction Architecture for Space

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Maier, R.J. ; Air Force Weapons Lab Kirtland AFB NM 87117

Massively redundant fault-tolerant methods, such as triple modular redundancy require enormously more weight and power than the nonfault-tolerant system and solve only one reliability problem. This paper will show that three reliability problems, random bit flips, error bursts and hard failures can be solved for less than 25 percent more power and 50-100 percent more parts using error detection codes and powered-down spares with repeated execution on detection of error.

Published in:

Nuclear Science, IEEE Transactions on  (Volume:30 ,  Issue: 6 )