By Topic

Silicon Gate CMOS on Bulk Silicon for Ionizing Radiation Environments

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Sanders, T.J. ; Harris Semiconductor Melbourne, Florida 32901

A silicon gate CMOS process on bulk silicon has been developed which can normally be applied to any production circuit and raise its intrinsic hardness to ionizing radiation environments to at least 5 × 104 Rads-Si. This is an order of magnitude above the failure level of most commercial CMOS integrated circuits. Dry oxidation of the silicon along with heavy P-well surface concentration is used to obtain this result, with the only penalty being a small increase in gate propagation delay. Both circuit upset and latchup levels are also improved with this radiation-hardened silicon gate CMOS process.

Published in:

Nuclear Science, IEEE Transactions on  (Volume:26 ,  Issue: 6 )