By Topic

Neutron Damage Annealing in Silicon n-Channel Junction Field Effect Transistors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Gregory, B.L. ; Sandia Laboratories Albuquerque, New Mexico 87115

Annealing of neutron damage has been studied in n-channel, epitaxial silicon JFET's. This study includes measurements of the parameters, gmsat, IDSS, and VPO in devices with various phosphorous concentrations in the channel region. The recovery in device parameters during isochronal annealing exhibits a significant dependence on both the exposure fluence and the phosphorous concentration. The fluence dependence is due to the non-linear relationship between device parameters and defect concentration. The dependence on the phosphorous concentration is thought to be caused by E-center formation and break-up during neutron damage reordering. The recovery observed in the JFET's during annealing occurs at temperatures which are commonly reached during normal operation of power devices. Hence, significant self-healing of damage may occur during operation of such devices.

Published in:

Nuclear Science, IEEE Transactions on  (Volume:19 ,  Issue: 3 )