By Topic

A New Temperature Compensating Method for Logarithmic Amplifier

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Kawashima, Katsuhiko ; Applied Physics Department Central Research Laboratory, Mitsubishi Electric Corporation Amagasaki, Japan

A new method of temperature compensation for a dc logarithmic amplifier is presented. By this method temperature effect on both parallel shift and slope variance of log I vs. VBE curve can be compensated easily by using only one compensating resistor of copper wire wound type. (hereafter called parallel and slope compensations.) An absolute compensation condition can be determined for each type of logarithmic transistors, like silicon NPN, germanium PNP irrespective of current measuring range. The temperature dependence of the logarithmic amplifier is reduced to 0.01 decade for the temperature range from 0°C to 50°C and the current range from 10-11 to 10-3A.

Published in:

Nuclear Science, IEEE Transactions on  (Volume:17 ,  Issue: 5 )