By Topic

A 1-kV 4H-SiC Power DMOSFET Optimized for Low on-Resistance

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Saha, A. ; Purdue Univ., Lafayette ; Cooper, J.A.

In this paper we describe a low-voltage (~1 kV) short-channel 4H-SiC power DMOSFET with several structural modifications to reduce the specific on-resistance. These include the following: 1) a heavily doped n-type current-spreading layer beneath the p-base; 2) a heavily-doped JFET region with narrow ( ~1 mum) JFET width; 3) a ldquosegmentedrdquo base contact layout; and 4) tighter alignment tolerances to reduce cell pitch. The design is optimized using computer simulations, and the resulting devices are fabricated and characterized. The fabricated device exhibits a specific on-resistance of 6.95 mOmega-cm2, which is one of the lowest yet reported on-resistances for a power MOSFET in this voltage range.

Published in:

Electron Devices, IEEE Transactions on  (Volume:54 ,  Issue: 10 )