By Topic

Design Considerations for Maximum Bandwidth in Transistorized Pulse Amplifiers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
C. W. Williams ; Oak Ridge National Laboratory Oak Ridge, Tennessee ; J. H. Neiler

Each of the transistor biasing configurations - common-emitter, common-base, and common-collector - has disadvantages which greatly limits the use of cascaded, single-transistor stages for general wide-band amplification. Careful choice of a combination of biasing configurations in a single stage permits optimum use of the advantages of each configuration while minimizing the effects of the disadvantages. Considerations leading to the design of an acceptable wide-band pulse amplifier stage are discussed. These principles have been applied to the design of a one-stage feedback amplifier, which has the following characteristics: gain = 25.8 db, rise time = 2.8 nsec, and linear amplification of either positive or negative pulses.

Published in:

IRE Transactions on Nuclear Science  (Volume:9 ,  Issue: 5 )