By Topic

Design Tradeoffs for a Neutron Radiation-Tolerant Silicon Transistor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Lauritzen, P.O. ; Fairchild Seniconductor Division of Fairchild Camera & Instrmnt Corporation Palo Alto, California ; Fitzqerald, D.J.

A detailed study was conducted of the tradeoffs involved in the design of silicon planar transistors tolerant to fast-neutron irradiation up to 1 ?? 1015 nvt. Initial measurements made on irradiated 2N918 transistors indicated that breakdown voltage and collector current range must be sacrificed in order to improve device radiation resistance. The tradeoffs relating post-irradiation hFE to transistor fT, saturation region characteristics to breakdown voltage, and usable collector current range to length of emitter periphery are discussed in detail. The cptirn design is a high frequency, lcw breakdawn voltage transistor with a narrow usable current range. Transistors were fabricated having hFE greater than 5 over a wide tenwrature range after irradiation to 1 ?? 1015 nvt.

Published in:

Nuclear Science, IEEE Transactions on  (Volume:11 ,  Issue: 5 )