By Topic

An Event-Driven Logic Timing Analyzer

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)

Logic analyzers are proving themselves the single most important instrument for monitoring large digital systems. Supplemented by more traditional instrumentation, both state and timing analyzers prove useful in testing microcomputers and other complex systems. A brief description of state and timing analyzers is given for orientation. An event-driven analyzer is postulated as a more memory efficient architecture for large timing analyzers. Rather than replace timing analyzers, the event-driven architecture should make high resolution and long time window timing analysis possible at reasonable cost.

Published in:

Instrumentation and Measurement, IEEE Transactions on  (Volume:29 ,  Issue: 1 )