Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

A High-Stability Low-Offset Phase-Locked-Loop Frequency Synthesizer

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)

Small offsets in frequency from a given reference can be generated in a single sideband mixer employing a PLL. It is shown that the output frequency stability depends linearly on the fractional shift of the offset frequency generated, and on the coherence of the VCO. For the typical digital phase-locked loop synthesizer techniques, employing a crystal-stabilized VCO at 5 MHz, a 500-Hz offset can be realized with a 1-s frequency stability no better than a few parts in 107. An improved design is described which employs a pair of analog multipliers as an instantaneous phase detector together with feedback in quadrature. In laboratory tests this design demonstrated one second frequency stability of better than 1 part in 1010 when synthesizing the frequency 4.9995776 MHz from a 5.0-MHz cesium reference.

Published in:

Instrumentation and Measurement, IEEE Transactions on  (Volume:24 ,  Issue: 3 )