Scheduled System Maintenance:
On Monday, April 27th, IEEE Xplore will undergo scheduled maintenance from 1:00 PM - 3:00 PM ET (17:00 - 19:00 UTC). No interruption in service is anticipated.
By Topic

An Architecture and Performance of Maestro3 Cluster Network

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)

In cluster computing, communication performance is an important factor that determines overall performance of a cluster. The typical conventional approaches in improving communication performance are to use a dedicated cluster network and/or off loading protocols to network devices. However, in these approaches, the host processor still consumes much computing resources to process communication procedures. To improve efficiency in parallel processing, host processors has to be able to concentrate on primary computation by introducing more aggressive and flexible off loading mechanism. We are currently developing a new cluster network, called Maestro3, which has a capability of off loading user-defined software modules. Both a network interface and a switch of Masetro3 include a general purpose processor, which is tightly coupled with network hardware, and a high-capacity memory. This paper presents an architecture and preliminary evaluation of Maestro3 cluster network.

Published in:

Communications, Computers and Signal Processing, 2007. PacRim 2007. IEEE Pacific Rim Conference on

Date of Conference:

22-24 Aug. 2007