Scheduled System Maintenance:
On Monday, April 27th, IEEE Xplore will undergo scheduled maintenance from 1:00 PM - 3:00 PM ET (17:00 - 19:00 UTC). No interruption in service is anticipated.
By Topic

Hardware-software co-design of G729 voice encoder using Virtex-II ProTM FPGA

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)

Conjugate-structure algebraic CELP (CS-ACELP) is a type of voice coder algorithm that compresses speech signal based on model parameters of human voice. Fully Software or Hardware implementation of CS-ACELP is not satisfactory in some applications such as multi-channel implementation. So in this paper a hardware-software Co-design implementation of the voice encoder is described. This design is based on idea of parallelism and fast access to data memory using hardware. The proposed system is implemented on Virtex-II ProTM FPGA using EDK8.1. The results of experiment show that co-design implantation can reduce the execution time of algorithm and make it possible to multi-channel implementation of it.

Published in:

Communications, Computers and Signal Processing, 2007. PacRim 2007. IEEE Pacific Rim Conference on

Date of Conference:

22-24 Aug. 2007