By Topic

Modelling tools built upon the hardware description language foundation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Mantooth, A. ; Univ. of Arkansas, Fayetteville ; Francis, A. ; Zheng, W. ; Feng, Y.

Hardware description languages (HDLs), mainly Verilog and VHDL including their analogue/mixed-signal (AMS) extensions, represent a significant investment by the electronic design automation community. HDL technology promises productivity advances, such as a medium for intellectual property exchange, model portability, model productivity, improved design collaboration, top-down design for AMS, AMS synthesis and rich mixed-level, mixed- signal simulation for improved simulation throughput. Modelling tools represent a step towards completion of the dwelling electronic design automation community's seek to build upon the HDL foundation. One such environment of tools described here is Paragon. Paragon is described and demonstrated on both behavioural models using multiple HDLs and compact device modelling applications. The various processes and modelling methodologies that are useful in designing and modelling complex mixed-signal circuits and systems are explored. The model creation processes of mixed-signal and mixed-technology systems at various levels of abstraction and hierarchy are described. Creation of compact behavioural models at a more abstract and language-independent level using these modelling methodologies is illustrated.

Published in:

Computers & Digital Techniques, IET  (Volume:1 ,  Issue: 5 )