By Topic

A Microprocessor-Based Technique for Detection of High Impedance Faults

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Balser, S.J. ; Power Technologies, Inc. Schenectady, New York ; Clements, K.A. ; Lawrence, D.J.

Detection of high impedance faults on distribution systems is difficult due to the low current levels which flow in the fault. The objective is to detect these faults with some device or mechanism situated at the substation without modification to the distribution lines themselves. The technique presented in this paper monitors the unbalance in the fundamental, third and fifth harmonic feeder currents at the substation and performs a statistical evaluation of the present unbalance relative to past levels of unbalance. Using hypothesis testing, if the level of unbalance exceeds a threshold, a fault is indicated. The technique enploys a real-time algorithm suitable for implementation on a microprocessor-based digital relay located in the substation.

Published in:

Power Delivery, IEEE Transactions on  (Volume:1 ,  Issue: 3 )